1
0
Fork 0
2023-fpga-computer/src/sap2/clock.v

10 lines
112 B
Verilog

module clock(
input hlt,
input clk_in,
output clk_out);
assign clk_out = (hlt) ? 1'b0 : clk_in;
endmodule