23 lines
245 B
Coq
23 lines
245 B
Coq
|
module ir(
|
||
|
|
input clk,
|
||
|
|
input rst,
|
||
|
|
input we,
|
||
|
|
input[7:0] bus,
|
||
|
|
output[7:0] out
|
||
|
|
);
|
||
|
|
|
||
|
|
reg[7:0] ir;
|
||
|
|
|
||
|
|
always @(posedge clk, posedge rst) begin
|
||
|
|
if (rst) begin
|
||
|
|
ir <= 8'b0;
|
||
|
|
end else if (we) begin
|
||
|
|
ir <= bus;
|
||
|
|
end
|
||
|
|
end
|
||
|
|
|
||
|
|
assign out = ir;
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|