module clock(
input hlt,
input clk_in,
output clk_out
);
assign clk_out = (hlt) ? 1'b0 : clk_in;
endmodule
