austin
/
2023-fpga-computer
1
0
Fork 0
Code
7 Commits 1 Branch 0 Tags 236 KiB
Verilog 93.8%
Shell 6.2%
Go to file
Austin Morlan 3c0263fc05
Add SAP-3 		2023-03-03 10:45:13 -08:00
docs Add control ROM spreadsheet 2023-01-16 11:30:20 -08:00
src Add SAP-3 2023-03-03 10:45:13 -08:00
LICENSE Initial commit 2023-01-03 18:18:26 -08:00
README.md Add SAP-3 2023-03-03 10:45:13 -08:00
build.sh Add SAP-3 2023-03-03 10:45:13 -08:00

README.md

FPGA Computer

8-bit computer modeled after the Simple-As-Possible computers from the book Digital Computer Electronics by Malvino and Brown.

The SAP-3 is the final iteration of the computer and shares an instruction set with the Intel 8080/8085, minus a few instructions.